Abstract-Steep transistors are crucial in lowering power consumption of the integrated circuits. However, the difficulties in achieving steepness beyond the Boltzmann limit experimentally have hindered the fundamental challenges in application of these devices in integrated circuits. From a sensitivity perspective, an ideal switch should have a high sensitivity to the gate voltage and lower sensitivity to the device design parameters like oxide and body thicknesses. In this work, conventional tunnel-FET (TFET) and negative capacitance FET are shown to suffer from high sensitivity to device design parameters using full-band atomistic quantum transport simulations and analytical analysis. Although Dielectric Engineered (DE-) TFETs based on 2D materials show smaller sensitivity compared with the conventional TFETs, they have leakage issue. To mitigate this challenge, a novel DE-TFET design has been proposed and studied.
I. INTRODUCTION
Power consumption has been among the biggest challenges in VLSI for over fifteen years. The power dissipation, approaching the cooling limit of about 100 W/cm 2 , has led to the saturation of frequency boost in CPUs. Decreasing the supply voltage (V DD ) to lower the power consumption in conventional MOSFETs deteriorates their switching characteristics (e.g. ON/OFF current ratio) for low V DD below 0.5V due to their steepness bounded to Boltzmann limit [1] , [2] . Hence, steep transistors are critical in enabling power reduction and performance boost in CPUs and VLSIs [3] .
Tunnel FETs (TFETs) [4] - [9] and negative capacitance FETs [10] , [11] are among the most promising candidates for steep transistors. Steepness beyond the fundamental Boltzmann limit has been experimentally observed in these devices [12] - [14] . However, there are still several challenges ahead. For example, TFET operation is based on energy filtering of hot carriers and hence, any imperfection or defect that induces states within the energy gap of semiconductor has a negative impact on its performance [15] - [17] . Negative capacitance transistors usually suffer from hysteresis in transfer characteristics which increases its energy consumption, however this issue can be mitigated with proper choice of the oxide capacitance [18] .
These challenges in experimental realization of steep transistors obscure the fundamental issues with these steep devices. One of them is the sensitivity of device performance to its design parameters. Ideally, the steep transistor should have a high sensitivity to only the gate voltage in the subthreshold region, however, it is shown here that the conventional TFETs and NCFETs have an increased sensitivity to device parameters like the oxide and channel thicknesses and doping level. High sensitivity to variability in device parameters reduces the reliability of integrated circuits based on these devices.
To provide a quantitative measure and an intuitive insight into the sensitivity, a relative instability figure of merit Ω is defined as follows:
where p i is any device design parameter except the gate voltage and w i is the weighting factor that sets a weight to p i based on its importance in the sensitivity analysis. These weighting factors depend on the fabrication processes and error margins from the designed parameter space. It must be noted that if the sensitivity to device design parameters scales with the same factor as sensitivity to the gate voltage, Ω does not change. To simplify the analysis, all w i s are assumed to be 1 and the device parameters are limited to source/drain doping level N D , oxide thickness t ox , channel thickness t ch , dielectric constant of oxide ox and channel ch .
Ideally, Ω should be zero. A device with larger Ω will have more sensitivity challenges compared to those with lower Ω.
In this work, the sensitivity of steep NCFET and TFET devices is studied qualitatively using analytic equations and compared to that of MOSFETs. For a quantitative analysis, full band atomistic quantum transport simulations based on non-equilibrium Green's function (NEGF) approach embedded in NEMO5 [19] , [20] are used for MOSFETs, TFETs, and dielectric engineered (DE-) TFET [21] with the structures shown schematically in Fig. 1 . A novel design for DE-TFET is proposed to solve some of the challenges in the original design [21] .
II. ANALYTIC ANALYSIS OF SENSITIVITY
For MOSFETs and NCFETs, the analytic expression for current in subthreshold regime, where most of current modulation as a function of gate voltage occurs, is given approximately by:
where V th equals KT /q and I OF F is the OFF current at V G = 0. In case of NCFETs, the effective oxide capacitance is negative which can result in an IV steeper than 60 mV/dec at room temperature if (m = 1 + C ch Cox < 1):
In case of TFETs, the approximate equation for the I-V reads as follows [22] - [24] :
where Λ is the total tunneling distance which is the sum of natural scaling length λ and source depletion width [25] , [26] . q is the unit charge and E g and m * are band gap and effective mass of the channel material. From the current equations, one can evaluate the sensitivity figure of merit Ω:
For MOSFETs, Ω reduces to 0 if C ox C ch . This high stability of a MOSFET arises from the fact that for a large C ox , the surface potential has a one to one dependency on the gate voltage, that stays intact with small variations in device design parameters. However, in case of conventional NCFETs, Ω cannot decrease since it is inversely proportional to m (see equation (5)). NCFETs require a smaller m to decrease SS which leads to high value of Ω. Intuitively, NCFETs increase their steepness by making can lead to a significant change in steepness and current levels. Conventional TFETs also suffer from high Ω values and it is impossible to reduce Ω to 0 in these devices. This higher sensitivity of TFETs arises from the exponential dependence of tunneling current on tunneling distance, which depends on oxide and channel thickness and source doping level [25] .
In summary, from an analytic perspective, steep transistors of conventional designs suffer from a high sensitivity to device parameters. In the next section, numerical quantum transport simulations have been used to study the impact of design parameters on the performance of steep transistors, compared to the conventional MOSFETs.
III. ATOMISTIC QUANTUM TRANSPORT SIMULATIONS
Two major candidates for channel material in the next generation devices are III-V [27] and 2D Van der Waals materials [28] - [30] . InAs and phosphorene have been chosen as channel materials in this work due to their promising characteristics; InAs has a high mobility and geometric confinement increases the bandgap of InAs to a desirable range (above 0.7eV) [31] . Phosphorene has anisotropic effective mass and a necessary bandgap for TFET applications [32] - [36] .
Full-band atomistic quantum transport simulations based on self-consistent solution of 3D Poisson equation and nonequilibrium Green's function (NEGF) method [37] is used in numerical simulations of the devices. The Hamiltonian is represented by sp 3 d 5 s * tight-binding (TB) model [38] , considering 1st nearest neighbor for InAs [39] and 2nd nearest neighbor for phosphorene [32] . The TB parameters are optimized based on ab-initio bandstructures obtained from density functional theory using the hybrid functionals for phosphorene (HSE06) [32] , [34] .
A supply voltage of 0.5V has been used in all the atomistic simulations of transistors in this work. Ultra-scaled MOSFETs usually operate at a V DD beyond 0.5V whereas TFETs are beneficial at V DD less than 0.5V. Hence, we choose a value at the boundary of the 2 regions where both MOSFETs and TFETs are operational. The default transistor parameters are listed in table I. Fig. 2a shows the dependence of I ON for different 2D transistors based on monolayer phosphorene as a function of HfO 2 oxide thickness. Following the standard practice in transistor benchmarking, I-Vs are shifted horizontally such that I OF F is fixed at 1nA/µm at zero gate voltage. In case of 2D materials, DE-TFET outperforms MOSFET and TFET at smaller HfO 2 thicknesses. The sensitivity of DE-TFET to t ox variations is lower than a TFET but higher than a MOSFET. As predicted from the analytic theory, MOSFET is the most stable of the explored devices and is least sensitive to t ox variations. Fig. 2b shows I ON as a function of HfO 2 thickness for III-V transistors with an InAs channel of thickness 1.8 nm. The increase in channel thickness from 0.5nm in phosphorene to 1.8nm in InAs was enough to reduce the performance of DE-TFET below a conventional TFET. The tunneling distance in electrically doped devices [21] , [25] , [40] depends on the channel thickness. Moreover, III-V DE-TFETs and conventional TFETs not only provide less ON-current, smaller by an order of magnitude, but also suffer from an increased sensitivity to t ox variations. Fig. 3a shows the I ON of phosphorene based transistors with varying oxide dielectric constant. Although the dielectric constant of an oxide depends on the dielectric material, the environment can affect the electrostatics [41] . Since the electric field amplification at the tunnel junction in a DE-TFET depends on the ratio of high-k and low-k dielectrics, its performance is more sensitive to ox . This sensitivity reduces for higher ox values which underlines the importance of highk dielectrics for DE-TFETs. Nevertheless, the performance of a DE-TFET is higher than both the conventional TFET and MOSFET for a large range of ox . The impact of ox on I ON for InAs transistors is shown in Fig. 3b . Again, III-V MOSFET outperforms both TFET and DE-TFET in terms of both performance and sensitivity. shows I ON -N D plot for InAs based transistors which appears similar in behavior to the 2D transistors. Fig. 5 illustrates the sensitivity of transistors to their channel thickness (t ch ) in multilayer phosphorene MOSFET, TFET, and DE-TFETs. Increasing the channel thickness reduces the bandgap and effective mass of InAs and multilayer Phosphorene channels. Due to smaller bandgap I OF F increases beyond 1nA/µm for some channel thicknesses. Hence, I ON /I OF F is shown in the Figs. 5a and 5b. MOSFETs have the least sensitivity to t ch and DE-TFETs are moderately less sensitive than TFETs. Phosphorene tunneling devices have significantly larger I ON /I OF F compared to the InAs ones due to the smaller E g . However, for larger t ch phosphorenes E g becomes too small to suppress the OFF current for all devices.
In summary, the quantum transport simulations show that 2D DE-TFET can outperform TFETs and MOSFETs in terms of performance. Although MOSFETs are least sensitive to design parameter variations, DE-TFET can outperform TFETs with its immunity to doping level variations, a high-k dielectric and a thin channel.
IV. WORKFUNCTION ENGINEERING
Although DE-TFET is shown to outperform the MOSFET and the conventional TFET in 2D channel materials, for suitable ranges of device parameters, the leakage current between the contacts (Fig. 6a) can deteriorate its performance. The optimum spacing between contacts is a few nanometers. An attempt to decrease leakage by increasing this spacing reduces the on-current of DE-TFETs. One way to lower the current between the contacts is to reduce the difference in chemical potential between them. According to the Landauer's formula [42] , it is known that the leakage current between the gates (I Leakage )
where T is the tunneling transmission and µ 1 and µ 2 are chemical potentials of the two gate metal contacts. Shorting the two gate metal contacts with different work functions will force µ 1 and µ 2 to be equal thus ensuring a zero leakage current between the gates I Leakage . Hence, using two connected metal gates with different workfunctions in a DE-TFET, the original design is improved to work function engineered DE-TFET (WDE-TFET), shown schematically in Fig. 6b . Forcing µ 1 = µ 2 also causes a potential drop between the regions under the two gates and a tunneling window is set by this difference in work functions of the two gate metals. However, in such a design with shorted gates, it appears that this tunneling window is material dependent and cannot be controlled with a gate bias (i.e. tunneling window
), thus rendering the device incapable of turning OFF. But it must be noted that although the two gates are connected, the surface potential under the gate metal closer to the source does not follow the gate voltage due to large charge concentration in this region that screens out the gate voltage. Therefore, the response of the surface potential to the gate voltage is different in the regions under the two gates leading to a tunneling window that can still in effect be controlled by the gate bias.
From a design perspective, the work function difference between two gate metals should be close to V DD +Eg. Such a design leads to a tunneling window of qV DD approximately in the ON-state of the device. Lowering the gate voltage decreases the tunneling window since the potential under metal 2 decreases more than potential under metal 1 (as shown in Fig. 6c ) due to larger charge concentration under the contact close to the source region. Fig. 6d shows that WDE-TFET achieves a similar performance as a DE-TFET.
V. CONCLUSION
The challenge with the sensitivity of steep transistors is revealed using both analytic models and full band quantum transport simulations. Although steep transistors increase the steepness of I-V (response to the gate voltage), they suffer from an increased sensitivity to other design parameters like oxide and channel thicknesses. There is a trade of between performance and sensitivity to design parameters. Although, in III-V channel materials, MOSFETs perform better and are more stable compared to steep transistors, it is shown that for 2D channel materials DE-TFETs present a relatively higher performance and sensitivity as compared with MOSFETs. In comparison with TFETs, DE-TFETs offer lower sensitivity and higher performance. However, the leakage between the contacts limits DE-TFET operationss. To solve this issue, work-function engineering is proposed and the resulting WDE-TEFT is shown to provide a performance similar to DE-TFET.
